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Abstract 
ATM networks are intended to provide a "one-size-fits-all" solution to a variety of 
data communication needs, from low speed, delay-insensitive to high-speed, delay-
intolerant. The basic ATM protocol certainly delivers traffic within this broad range, 
but it does not address the quality of service requirements associated with the various 
type of traffic. 
The ATMSWITCH is designed to use two different mechanisms to provide the 
quality of service for the various type of traffic. It treats the cells according to their 
connected virtual ch:rnnel type and services them as predefined scheme. 
The ATMSWITCH architecture is a shared-memory and output buffer strategy 
switch. The switch has heen designed much of buffer location and identification can 
occur in parallel with the 12ns read/write cycle time required to buffer the cell data. 
The problem is essentially one of design circuitry so that buffer location and 
identification are as short as possible. 
The present project has therelore heen intended to measure the number of clock 
cycles required to perform the huller maintenance activities, and to determine whether 
the logic speed required to lit this numher of clock cycles into the 12ns window is 
feasible using current technology. The simulated result and timing analysis shows that 
10 clock cycles are required during 12ns buffer read and write time. and a reasonable 
clock speed is l.2ns per clock cycle. 
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Chapter 1 
Introduction 
In the past, separate telecommunications networks have been specially designed for 
different services. For instance, the public switched telephone network has been 
developed for conversational speech; data networks for computer communications; and 
broadcast networks for television. While these networks are very capable of supporting 
their intended services, they are generally not well suited for other services that are 
inherently different in such network requirements as bandwidth, holding times, end-to-
end delays, and error rates. 
The idea of a single uhiquitous network providing all services in an integrated manner 
has existed for some time. In a sense, this notion was suggested by AT&T's first 
president, Theodore Vail. in his vision or "one policy. one system, universal service·· 
[Boettinger, 1983], and it has heen recently restated [Mayo. 1985]. Implementation has 
been hindered hy the lack or the necessary technology and public demand from 
multimedia applications. which involve the processing and exchange of information in 
the various media of text, audio. and images. In addition, research in high-speed 
switching, fibre optics, and new protocols have demonstrated the technical feasibility of 
integrated services networks. 
Research in the past 1·ew years has led to the concept of A TM as a possible means to 
realising an integrated services network. The ATM will represent a dramatic change in 
the evolution of the public switched telephone network. It combines characteristics of 
both conventional packet switching and circuit switching. Not only does ATM imply a 
major change in the network facilities, hut for the first time, the network will he designed 
to provide much more than POTS (Plain Old Telephone Services). 
In order to explain how the ATM approach combines both circuit and packet switching 
techniques to provide all services in an integrated manner. I will first introduce public 
telephone network and packet-switched data networks. The second part of this chapter 
will introduces ISDN (Integrated Services Digital Network) and ATM based public 
switched network that derived from ISDN and promote to B-ISDN. The later pa11 of this 
chapter will introduce ATM SWITCH that was simulated in this research project. 
1.1. Circuit Switching 
In traditional analogue circuit switching. a call is set up on the basis that it receives a path 
(fro m source to destination) that is its "property' ' for the duration of the call. I.e. the 
whole of the bandwidth of the circuit is available to the calling parties for the whole of 
the call. In a digital circuit-switched system. the whole bit-rate of the line is assigned to a 
call for only a single time slot per rrame. This is called time division multiplexing. 
Direction of transm ission 
Duration of frame 
One frame contains 8 time slots, 
each time slot contains 8 bits 
Time 
Figure 1.1 : An example or time division , position, multiplexing 
During the time period or a frame. the transmitting party will generate a fixed number of 
bits of digital data (!"or example. eight hits to represent the level of an analogue telephony 
signal) and these bits will he grouped together in the time slot assigned in every frame for 
the duration of the call, to that call (Figure 1.1 ). So the time slot is identified by its 
position in the frame. he nce use or the name "pos ition multiplexing· ·. although this term 
is not used as much as time division multiplexing. 
When a connection is set up. a route is found through the network and that route remains 
fixed for the duration of the connection. The route will probably traverse a number of 
switching nodes and req uire the use or a similar numher of transmission links to provide 
a circuit from source to destination . The time slot position used by a call is likely to be 
different on each link. The switches which interconnect the transmiss ion links perform 
the time slot interchange (as well as the space switching) necessary to provide the 
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"through-connection'' (e.g. link M, time slot 2 switches to link N, time slot 6 in Figure 
1.2). 
Link M 
..... 0 
TIME SLOT 
INTERCHANGE 
Link N 
Figure 1.2 Time slot interchange 
Time 
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In digital circuit switched telephone networks, frames have a repetition rate of 8000 
frames per second (and so a duration or J 25 µs), and as there are always eight bits (one 
byte) per time slot. each channel has a hit-rate or 64 Khit/s. With N time slots in each 
frame, the bit-rate of the line is Nx M Khit/s. In practice, extra time slots or bits are added 
for control and synchronisation functions. So for example, the widely used 30 channel 
system has two extra time slots. g1vmg a total or 32 time slots, and thus a bit-rate or 
(30+2)x64 = 2048 Khit/s. 
The time division mull iplexing concept can he applied recursively by considering a 24 or 
30 channel system as a single '"channel" ' , each frame of which occupies one time slot per 
frame of a higher orc.kr multiplexing system. This is the underlying principle in the SDH 
(Synchronous Digital Hierarchy). :111d an introduction to SDH can he found in [Griffiths, 
1992]. 
The main performance issue for the user of a circuit switched network is whether, when a 
call is requested, there is a circuit availahle to the required destination. Once a circuit is 
established, the user has available a constant hit-rate with a fixed end-to-end delay. There 
is no error detection or coITection provided hy the network on the circuit - that is the 
responsibility of the terminals at either end, if it is required. Nor is there any per circuit 
overhead -- the whole hit-rate or the circuit is available for user information. 
1.2. Packet switching 
To see how ATM has evolved from hoth circuit switched and packet switched networks, 
it is helpful to consider a "generic·· packet switching network. I.e. one intended to 
represent the main characteristics or racket switching, rather than any particular packet 
switching system. 
Instead of being organized into eight-hit time slots which repeat at regular intervals, data 
in a packet switched network is organized into packets comprising many bytes of user 
data (bytes are also known as octets. in order to divorce them from any association with 
an eight-bit coding scheme). Packets can vary in size depending on how much data there 
is to send, usually up to some predetermined limit (for example, 4096 octets). Each 
packet is then sent from switching node to switching node as group of contiguous bits 
fully occupying the link hit-rate for the duration of the packet. If the re is no packet to 
send, then nothing is sent on the link . When a packet is ready, and the link is idle, then 
the packet can be sent immediately. Ir the link is busy (another packet is currently being 
transmitted), then the packet must wait in a huller until the previous one has completed 
transmission (Figure l.3). 
Direction of transmission 
!) ~La bel I Information I ~ +-•••-t•••• _La_b_e .... l I___ _.I 
t 
Link Overhead 
'. . 
Link overhead added to 
beg inning and end of packet 
that is being transmitted 
Packet 
waiting 
in Buffer 
Figure 1.3: An example of Packet Switching 
Each packet has a label to identify it as helonging to a particular communication (The 
word "communication·· has the same notion as the word "call" in the circuit switching. 
The "communication·· is usually used in the data communication term.) . Thus packets 
from different sources and to different destinations can be multiplexed over the same link 
by being transmitted one ai'ter the other. This is also called label multiplexing [Pitts, 
4 
1996]. The label is used at each node to select an outgoing link, routing the packet across 
the network. The outgoing link selected may he predetermined at the set-up of the 
connection, or it may he varied according to traffic conditions (e.g. take the least busy 
route). The former method ensures that packets aITive in the order in which they were 
sent, whereas the latter method requires the destination to be able to resequence out-of-
order packets (in the event that the delays on alternative routes are different) . 
Whichever routing method is used. the packets destined for a particular link must be 
queued in the node prior to transmission. It is this queuing which introduces variable 
delay to the packets . A system or acknowledgment ensures that corrupted packets are not 
lost but are retransmitted . This is done on a link-by-link hasis, rather than end-to-end, and 
contributes further to the variation in de lay. There is quite a significant per packet 
overhead required for the error control and ;_icknowledgment mechanisms, in addition to 
the label. This overhe;_id reduces the effective hit-rate available for the transfer of user 
information. The packet plus link overhead is often (co nfusingly) called a .. frame". ote 
that it is not the same as a fram e in circuit switching. 
A simple packet-sw it ched ne two rk may continue to accept packets without assessmg 
whether it can cope with the extra traffic o r no t. Thus it appears to be non-blocking, in 
contrast to a circuit switched network which re_jects (hlocks) a connection request if there 
is no circuit available. The dkct or this non-blocking operation is that packets 
experience greater and greater deb y across the network, as the load on the network 
increases. As the load approaches the network capacity, the node buffers become full, 
and further incoming packets cannot he stored. This triggers retransmission of those 
packets which only worsens the situ;_it ion by increasing the load: the successful 
throughput of packets decreases significantly. 
In order to maintain throughput. congestion control techniques, particularly flow control, 
are used. Their aim is to limit the rate at which sources offer packets to the network. The 
flow control can he exercised on a link-hy-link, or end-to-end basis. Thus a connection 
cannot be guaranteed any particular hit-rate : it is allowed to send packets to the network 
as and when it needs to, but if the network is congested then the network exerts control 
by restricting this rate of flow. 
The main perfonn;_ince issues ror a user or a packet switched network are the delay 
experienced on any connection and the throughput. The network operator aims to 
maximize throughput and limit the delay. even in the presence of congestion. Once a 
connection is established. the user is ahk to send information on demand. The network 
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provides error control through re-transmission of packets on a link-by-link basis. 
Capacity is not dedicated to the connection, hut shared on a dynamic basis with other 
connections. The capacity availahle to the user is reduced by the per packet overheads 
required for label multiplexing, llow and error control. 
1.3. Statistical Multiplexing and The Jitter Problem 
Packet switching is also called statistical multiplexing. ATM is actually based upon a 
statistical multiplexing technique called cell relay switching [Clark, 1996] . Statistical 
multiplexing is a means or multiplying the effec tive capacity of a transmission line or 
network, by taking advantage or var iat inns in traffic intensity associated with different 
calls. 
For example, when speech connections are statistically multiplexed, the si lent periods can 
be suppressed and not sent over the line. Meanwhile the words from other conversations 
can be carried in the gaps. 
The majo r benefit of statis tical multiplexing is that the useful carrying capacity of the line 
is maximized by avoiding the unnecessary transmission of redundant information (i.e. 
pauses). The first practical reali zations or s tatis tical multiplexing were data networking 
protocols. In particular, statis tical multiplexing forms the basis of data packet sw itching. 
It is the principle upon which mM· s SNA (sys tems network architecture) and ITU-Ts 
X.25 recommendation are hased. As such, statistical multiplexing is widely in use within 
computer data ne tworks . 
Today's public voice networks, 111 contrast to data networks, have not used statistical 
multiplexing. Instead. voice and telephone networks have historically been based upon 
circuit switching, the allocation o r a path across the network on a fully dedicated point-
to-point basis for the duration or the call. The strength of circuit switching is the 
guaranteed throughput and delay perrormance of the resulting connection. This is critical 
in order that acceptable voice quality can he achieved (in the subjective opinion of 
telephone users ). A telephone call connected in a circuit-switched manner is like an 
empty pipe between two telephone users. Whatever one speaker says into the pipe comes 
out at the other end in an identical format -- hut only one pair of callers can use the pipe 
during any particular call. 
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Historically, telephone networks have no t used statistical multiplexing techniques 
because of the problem of achieving acceptahle speech quality. There were attempts to 
'packet switch' vo ice across data networks, hut the problem was that individual words or 
parts of words take different times to propagate through a packet network , so that the 
listener hears a rather broken form or the orig inal signal. The effect is caused by a 
phenomenon called jitter. The more _jitter (variable propagation delay) experienced by a 
telephone connection. the worse the perceived quality of the connection. 
Jitter in data networks is relatively unimportant. So long as the average delay is not great, 
computer users do not notice whether some typed characters appear imperceptibly faster 
or slower than others . As a result, telephone systems have remained circuit switch based , 
because of the quality prohlems. The consequence has been the evolution of two entirely 
separate networking worlds -- voice and data. Transmiss ion lines cannot easily and 
efficiently be shared hetween voice and data. und dynamic allocation of hundwidth -- one 
instant to voice, the next moment to dat:1 -- has no t been poss ible. 
1.4. ISDN and A TM 
A number of attemp ts have heen made to develop technologies capable of handling 
equally well both voice and dat:l over the same network. The two most noteworth y 
technologies in this cutegory arc ISD N (integrated services digital network) and, now, 
ATM (Asynchronous Tran.,Jcr Mode). 
ISDN is a technology based upo n circuit switching within digital telephone networks. 
The digital nature of the ne twork is ex ploi ted for the use of data transmission. And to 
make integrated data and voice carriage possihle, the signaling within the network 
(between the exchanges in the network and from the calling handset to the first exchange) 
is very advanced -- for superior to the simple pulsing technique used in order analogue 
telephone networks . Unfortunately, ISDN as a data transport medium is limited in its 
efficiency and lkxihilit y due to its circuit switched nature. 
While ISDN will revamp customer expectations of telephone services (w ith new features 
like caller identification before answer and ring back when free), ISDN in its basic form 
(narrowband ISDN) is unlikely to form the hasis of advanced integrated voice and data 
networks. 
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In contrast, because ATM (which is a form of so-called broadband ISDN or B-ISDN) has 
evolved from the statistical multiplexing technique inherent in packet switched data 
networks , it is likely to have more success as an integrated voice, data and video transpon 
medium. The developers of ATM have simply concentrated on improving the packet 
switching technique to limit the jitter on speech, video and other delay sensitive 
applications. The resulting technique is called cell relay switching, or simply cell relay 
[Clark, 1996]. 
1.5. The Problems to be Solved hy Cell Relay 
The normal stat istical multiplexing o r data connections 1s carried out by packet 
switching. Packets or data are created hy eac h of the sources, and interleaved as 
appropriate by the statist ical multiplexor. as illustrated in Figure 1.4: 
Source A 
Source B 
Source C 
Separate 
Source Circuit 
Statistical 
Multiplexor 
Transmission 
Lines 
Demulti 
plexor 
0 +0 +0 
overh ead (%) = --------x 100% 0 
Re-sorted arrival 
Signals 
~~-- A 
B 
C 
Figure 1.4: Statistical multiplexi ng headers and overhead 
The interleaving is usually carried out on a simple FIFO queue basis (first in -- first out). 
Packets received from the sending sources are stored at the back of the queue. 
Meanwhile, packets at the front or the queue arc he ing tr:.1nsmitted along the link . 
A typical data packet contains between l and 256 characters (between 8 and 2048 hits), 
and the line speed is typically 9600 hit/s. The propagation delay at a time when two 
sources try to send si multaneously (due to the extra waiting time) may therefore be up to 
200 ms (2048/9600 s) longer than when there is no simultaneous transmission. In other 
words, there may he up to 200 ms of _jitter. This is unacceptable for speech transmission. 
But before discussing how cell relay circumvents this problem, we should cover one 
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other important aspect of statistical multiplexing -- an aspect which constrains the 
maximum achievable line usage efficiency. 
In order to allow the demultiplexor to sort out the vanous packets belonging to the 
different logical connections, and forward them to the coITect destinations (A to A, B to 
B, C to C etc.) there needs to he a lahel attached to each packet to say to which logical 
connection (i.e. telephone conversation or data communications session) it belongs. This 
label is contained in the header, which is an addition to the front of the packet and has a 
function like the envelope of a letter. The header (Figure 1.4) is crucial to the technique 
of statistical multiplexing, but has the disadvantage that it adds to the information which 
must be carried by the transmission line hetween multiplexor and demultiplexor. At the 
demultiplexor, the header is removed so it does not disturb the receiver, but meanwhile it 
has generated an overhead load for the transmission line. It is thus impossible using 
statistical multiplexing techniques to archive 100 per cent loading of a transmission line 
with raw user information. Some or the capacity has to be given up to carry the overhead. 
The major challenges for ATM developers have therefore been to minimize the _jitter 
experienced by speech. video. and other delay-sensitive applications while 
simultaneously optimizing line efficiency hy minimizing network overhead. As we shall 
see, these demands contend with nne :mother. 
1.6. The Technique of Cell Relay 
Cell relay is a form or statistical multiplexing similar in many ways to packet switching, 
except that the packets ure instcud called cells. Each or the cells is or a 1·ixed rather than a 
variable size. 
The fixed cell size defined hy ATM stundards is 48 octets (bytes) plus a 5 octets header 
(i.e. 53 octets in all -- see Figure 1.5). The transmission line speeds currently foreseen to 
be used are either 155. 622 or l 2(Hl Mhit/s. We can therefore immediately draw certain 
conclusions about ATM pcrrnrmancc: 
• the overhead is at least 5 hytcs in 53 hytes, i.e. > 9 per cent; 
• the duration or a cell is at most 53 x X hits/155 Mhit/s = 2.74µs. (0.360µs at 1200 
Mbit/s). 
CJ 
48 octets (byte) information field or cell payload 
Figure 1 .5: A TM 5>-byte cell format 
Since the cell duration is relatively short. provided a priority scheme is applied to allow 
cells from delay-sensitive signal sources (e.g. speech. video. etc.) to have access to the 
next cell slot, then the jitter (variation in signal propagation delay) can be kept very low -
- not zero as is possible with circuit switching. but at least low enough to give a 
subjectively acceptahle quality for telephone listeners or video watchers. Jitter-insensitive 
traffic sources (e.g. data communication channels) can he made to wait for the allocation 
of the next free or low priority slot. 
Although the cell size and priority scheme can solve the jitter problem in principle. the 
jitter still could occur when the cell p;.iss the not well-designed switch. So the architecture 
of an ATM switch is also :.1 key to ensure the quality of time sensitive channel 
transmission. 
1.7. ATM Switch 
The cell header c;.irries information sufficient to allow the ATM network to determine to 
which connection (and thus to which dcst inat ion port and end-user) each cell should be 
delivered. We could draw a comparison with a postal service and imagine each of the 
cells to be a letter with 48 characters ol" ini"orrnation contained in an envelope on which a 
5-digit postcode appears. You simply drop your letters (cells) in the right order and they 
come out in the same order at the other end. though maybe slightly jittered in time. Just 
as a postal service has numerous vans. lorries and personnel to carry different letters over 
different stretches. and sorting offices to direct the letters along their individual paths. so 
an ATM network can comprise a mesh of transmission links and switches to direct 
individual cells hy inspecting the address contained in the header (Figure l .6). 
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ATM Network 
Source 1 
I ::~:::::::::::122 I : :::::I 22 J- --· : 
l_ ·-I s~~TMCH l----·---
Destination port 22 
-· I : :~: :: I 22 I 
Figure 1.6: Switching in an ATM network 
The ATM "switch· ' acts in much the same way as a postal sorter. On its incoming side is 
a FIFO buffer, like a pile or leuers. At the front or the buffer (like the top letter in the 
pile) is the cell which has heen waiting longest Lo he switched. New cells arriving are 
added to the back of the huller. The switching process invo lves looking at each cell in 
turn, and determining from the ;.iddress held in the he;.ider which ou tgo ing line should he 
taken. The cell is then added to the FIFO output buffer which is queuing cells waiting to 
he transmitted on this line. The cell then proceeds LO the next exchange. 
ATM will provide tlexihility in handwidth allocation and will allow a network to carry 
heterogeneous services ranging rrom narrowband to wideband services requiring real 
time. However, the c hallenge is to huild rast ATM switches able to match the high speeds 
of the input links and the high perrormance req uirements imposed. 
In 1990, Tobagi descrihed a large numher 0 1· switching architectures [Tobagi, 1990]. All 
the approaches point to the need or a very high speed hardware switch because of the 
high transfer rates involved; on the other hand, due to the statistical multiplexing, 
buffering is also required in order to avoid cell loss whenever there are multiple input 
cells arriving simultaneously on dirferent input ports and destined for the same output. 
Only one cell at a time can he transmitted over an output link ; the rest must he 
temporarily stored in a huffer for later transmission . 
An attractive ATM architecture is using shared memory [Hluchy_i, 1988] to implement 
output buffering and therefore to attain the he.st throughput /delay/cell loss performance. 
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In shared-memory type switches that operate without blocking, all input and output ports 
have access to a shared-memory module ahle to write up to N incoming cells and to read 
out N outgoing cells in a switching time cycle, so that, as in output-buffered switches, 
throughput is not reduced by output port contention, and an optimal throughput/delay 
performance is achieved. But in this architecture, we still need to consider how to design 
the buffer scheme. how to make jitter low enough when the voice or video cells pass 
through the switch. 
1.8. ATMS\VITCH Architecture 
ATM networks arc intended to provide a "one-size-fits-all" solution to a variety of data 
communication needs. from low speed. delay-insensitive to high-speed, delay-intolerant. 
The basic ATM protocol certainly delivers traffic within this broad range, but it does not 
address the quality of service requirements associated with the various type of traffic. In 
particular, its statistical multiplexing nature is inherently antagonistic towards constant-
delay traffic such as real-time video. 
The ATMSWITCH is proposed hy Lyons ct al in (1996. 1997). The ATMSWITCH uses 
two different mechanisms to provide the quality or service for the various type of traffic. 
It treats the cells according to their connected virtual channel type and service them as 
predefined scheme. The ATMSWITCH ensures that the jitter can be minimized when the 
CBR/VBR channers cell transmission in the ATM network. 
The ATMSWITCH architecture is a shared-memory and output buffer strategy switch. 
On the size the limitations or this type or switch come from the memory control logic 
(which must be ahle to handle N incoming and N outgoing cells in each time slot). and 
the memory bandwidth that must he at least the sum or the bandwidths or the incoming 
and the outgoing lines. The memory handwidth depends on the word length, which in 
turn is limited to the cell size (5~ octets = 424h). Therefore, for a given memory cycle 
time (or memory access time) the numhcr or links N is defined by the following relation 
(for single ported memories): 
c;e/1/ength(h) N = -------------
2 x c;yc/erime x /ink.,peed(/, Is) 
Thus a switch incorporating I 2ns memory can theoretically support up to 14 1.2 Gbps 
links. However, this theoretical result docs not allow for the other operations which the 
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switch must perform each time a cell is served - circuit identification, insertion into the 
buffer, and subsequent extraction from the buffer and assembly into a new cell. Because 
the buffer structures are comparatively complex in the ATMSWITCH architecture, these 
operations may consume a significant amount of time. It is therefore imponant to pack 
them into the minimum amount or time so that the maximum possible throughput can be 
achieved. The architecture or the ATMSWTTCH has been designed so that much of this 
administrative business can occur in parallel with the 12ns read/write cycle time required 
to buffer the cell data. The prohlcrn is essentially one of design circuitry so that buffer 
location and identil"ication and cell assembly are as short as possible and so that the time 
required for channel identification + hu ffer insertion is no greater than l 2ns, and so that 
the time required for buffer extraction and cell assembly is no greater than 12ns. This is 
illustrated in Figure 1.7. 
12ns 12ns 
Write Cycle Read Cycle cache memory timing 
Write Operations I·.···· Read Operat ions switch timing 
prepara tion 
for wri te 
pre pa rat ion 
for read 
Figure 1.7: Cache Memory and Switch Timing 
The buffer location and identil"ication. and cell assembly operations are minimal 
complexity - they can he completed in a single clock cycle. Maintenance of the buffers, 
on the other hand. is quite complex and it was therefore important to minimize the 
amount of time involved . 
The present pro_iect has thererorc been intended to measure the number of clock cycles 
required to perform the buffer maintenance activities, and to determine whether the logic 
speed required to fit this number or clock. cycles into the 12ns window is feasible using 
current technology. 
Previous work on the ATMSWJTCH has focused on a high-level aspects of the 
architecture. A detailed logic-level design was not available at the start of this project, 
and consequently. a large part or the project was the construction of a VHDL (Very High 
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Speed Integrated Circuit Hardware Description Language) definition or the circuit, so 
that the number of clock cycles involved could he accurately determined. 
An interesting spin-off from the pro_iecL has been the design of an improved architecture 
using interleaved memory, which has the potential to improve the speed of the switch still 
further. 
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